Design Verification Manager, SSG
Amazon
Design Verification Manager, SSG
Job Description
As a Design Verification Manager, you will contribute to exploring innovative hardware designs to enhance our devices. You will define verification methodology and implement test plans for advanced functional blocks while collaborating with cross-functional teams to develop world-class hardware devices. You will participate in the bringup of such blocks on Simulation and Emulation platforms. You will work closely with multi-disciplinary groups including Architecture, RTL Design, PD, Validation, Software and Product Design to architect and implement verification environments for complex functional block that enable development of world-class hardware devices. In this role, you will: • Architect and implement verification environments for complex functional blocks • Create and enhance verification environments using SystemVerilog and UVM • Develop comprehensive test plans through collaboration with design engineers, SW and architects • Implement coverage measures for stimulus and corner-case scenarios • Participate in test plan and coverage reviews • Drive complex RTL and TB debugs • Drive UPF based low power verification • Contribute to verification activities across simulation and emulation platforms • Work on creating the automation scripts to support DV methodologies • Create infrastructure to performs system level performance analysis • Manage a team of 6-8 DV Engineers
Locations
- Bengaluru, Karnataka, India
Skills Required
- multiple verification platforms: UVM test benchintermediate
- test plan developmentintermediate
- computer science fundamentals in object-oriented designintermediate
- RTL development environmentsintermediate
- hardware description languagesintermediate
- industry-standard toolsintermediate
- system-level debuggingintermediate
- SoC architectureintermediate
- oralintermediate
- ARMintermediate
- AMBA bus protocolsintermediate
- Baremetal processor environmentsintermediate
- industry standard I/O interfacesintermediate
Required Qualifications
- Bachelor's degree in electrical engineering, computer engineering, or equivalent (degree in electrical engineering)
- Experience using multiple verification platforms: UVM test bench, FPGA, emulator, software environments, and system testing (experience)
- Experience with test plan development, building the necessary test bench infrastructure, developing tests and verifying the design (experience)
- Knowledge of computer science fundamentals in object-oriented design (experience)
- 10+ years or more of practical semiconductor ASIC experience including owning end to end DV of major SOC blocks (experience, 10 years)
- Managing a team of DV Engineers (experience)
- Experience with RTL development environments (experience)
- Proficiency in hardware description languages and verification methodologies (experience)
- Experience verifying complex IP blocks integrated into SOCs (experience)
- Experience with industry-standard tools and scripting languages (Python or Perl) (experience)
Preferred Qualifications
- Advanced degree in computer science, electrical engineering, or related field (degree in computer science)
- Experience in system-level debugging (experience)
- Knowledge of SoC architecture (experience)
- Experience in oral and written communication (experience)
- Experience with ARM and DSP instruction set architectures (experience)
- Strong programming skills in SV, UVM and C Knowledge of AMBA bus protocols (experience)
- Experience with formal verification methods Experience with Low power verification methods (experience)
- Experience with Baremetal processor environments (experience)
- Transaction level modelling expertise (experience)
- Familiarity with industry standard I/O interfaces (experience)
- FPGA and emulation platform knowledge (experience)
Tags & Categories
Answer 10 quick questions to check your fit for Design Verification Manager, SSG @ Amazon.
10 Questions
~2 Minutes
Instant Score