MNC InsiderMNC Insider
Analog Devices logo

Staff Design for Test (DFT) Engineer

Analog Devices

Staff Design for Test (DFT) Engineer

full-timePosted: Aug 2, 2026Updated: Sep 1, 2026Limerick, Ireland

Job Description

About Analog DevicesAnalog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X. DFT specifications, architecture and implementation using state-of-the-art methodologies and toolsMethodology support, DFT Flow Automation, and DFT InnovationSupport all product lines with High Coverage, Low Power, Low Test TimeDeliver high quality, verified, Automatic Test Pattern Generation (ATPG) patternsPre/Post silicon verification & debugWork independently and mentor junior team membersMinimum Qualifications10+ years of directly related experience in ASIC/SoC DFTExpert level knowledge of DFT architecture and planningHands on Tessent DFT Tool experienceExpert level knowledge of Scan, Test Compression, At-Speed Test, Memory Built-In Self-Test (MBIST), Logic Bist (LBIST)Hands-on experience of Scan Insertion, Compression Insertion, On-Chip Clock Control Insertion, ATPG, DFT VerificationGate-level simulation with SDFSilicon test bring up support, failure analysis debug/diagnosisScripting: Perl/Python/TclTeam-player: the ability to forge and maintain relationships with peer-organizationsStrong written and verbal communication skillsPreferred QualificationsExperience with Cadence and Synopsys DFT toolsExperience with IEEE 1149 and JTAGExperience with Static Timing AnalysisExperience with Built-In Self-Test (BIST)Experience with Synthesis and DFT InsertionExperience with Low Power Scan and UPF#LI-EC1For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.Job Req Type: Experienced Required Travel: Yes, 10% of the time Shift Type: 1st Shift/Days

Locations

  • Limerick, Ireland

Skills Required

  • ASIC/SoC DFTintermediate
  • DFT architectureintermediate
  • Scanintermediate
  • Cadenceintermediate
  • IEEE 1149intermediate
  • Static Timing Analysisintermediate
  • Built-In Self-Testintermediate
  • Synthesisintermediate
  • Low Power Scanintermediate

Required Qualifications

  • 10+ years of directly related experience in ASIC/SoC DFT (experience, 10 years)
  • Expert level knowledge of DFT architecture and planning (experience)
  • Hands on Tessent DFT Tool experience (experience)
  • Expert level knowledge of Scan, Test Compression, At-Speed Test, Memory Built-In Self-Test (MBIST), Logic Bist (LBIST) (experience)
  • Hands-on experience of Scan Insertion, Compression Insertion, On-Chip Clock Control Insertion, ATPG, DFT Verification (experience)
  • Gate-level simulation with SDF (experience)
  • Silicon test bring up support, failure analysis debug/diagnosis (experience)
  • Scripting: Perl/Python/Tcl (experience)
  • Team-player: the ability to forge and maintain relationships with peer-organizations (experience)
  • Strong written and verbal communication skills (experience)
  • 10+ years of directly related experience in ASIC/SoC DFT (experience, 10 years)
  • Expert level knowledge of DFT architecture and planning (experience)
  • Hands on Tessent DFT Tool experience (experience)
  • Expert level knowledge of Scan, Test Compression, At-Speed Test, Memory Built-In Self-Test (MBIST), Logic Bist (LBIST) (experience)
  • Hands-on experience of Scan Insertion, Compression Insertion, On-Chip Clock Control Insertion, ATPG, DFT Verification (experience)
  • Gate-level simulation with SDF (experience)
  • Silicon test bring up support, failure analysis debug/diagnosis (experience)
  • Scripting: Perl/Python/Tcl (experience)
  • Team-player: the ability to forge and maintain relationships with peer-organizations (experience)
  • Strong written and verbal communication skills (experience)

Preferred Qualifications

  • Experience with Cadence and Synopsys DFT tools (experience)
  • Experience with IEEE 1149 and JTAG (experience)
  • Experience with Static Timing Analysis (experience)
  • Experience with Built-In Self-Test (BIST) (experience)
  • Experience with Synthesis and DFT Insertion (experience)
  • Experience with Low Power Scan and UPF (experience)
  • Experience with Cadence and Synopsys DFT tools (experience)
  • Experience with IEEE 1149 and JTAG (experience)
  • Experience with Static Timing Analysis (experience)
  • Experience with Built-In Self-Test (BIST) (experience)
  • Experience with Synthesis and DFT Insertion (experience)
  • Experience with Low Power Scan and UPF (experience)
  • For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process. (experience)

Target Your Resume for "Staff Design for Test (DFT) Engineer" , Analog Devices

Get personalized recommendations to optimize your resume specifically for Staff Design for Test (DFT) Engineer. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "Staff Design for Test (DFT) Engineer" , Analog Devices

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

GeneralGeneral

Answer 10 quick questions to check your fit for Staff Design for Test (DFT) Engineer @ Analog Devices.

Quiz Challenge
10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.