MNC InsiderMNC Insider

I/O Design Engineer

Broadcom

I/O Design Engineer

full-timePosted: Sep 1, 2026Singapore-Yishun

Job Description

Please Note:1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)2. If you already have a Candidate Account, please Sign-In before you apply.Job Description:Role OverviewBroadcom’s Central Engineering Group is seeking an I/O Design Engineer with experience in analog and mixed-signal IC design. The candidate will contribute to the design and verification of a broad range of IP and I/Os, including leading-edge AI programs on advanced nodes. Joining a world-class team of engineers with a highly collaborative culture, the role offers opportunities for growth and development.ResponsibilitiesDesign of CMOS I/O, high-precision bandgap references, op-amps, comparators and power-on-reset circuits.Run simulations to validate AC/DC performance, signal integrity, jitter and power.Perform transistor reliability and EMIR analysis.Work closely with layout teams to oversee physical design and verification.Build Verilog, Synopsys Liberty and IBIS models.Create and maintain detailed technical documentation, including datasheets, application notes and integration guides.Support chip-level integration and silicon bring-up in test chips and customer products.Technical Skills and RequirementsMS or PhD in Electrical Engineering.6+ years of I/O or analog circuit design experience.Deep proficiency in Cadence Virtuoso Schematic/Layout capture and SPICE/Spectre circuit simulation.Solid foundation in I/O protocols including GPIO, I2C, I3C, eMMC, RGMII and SPMI.Familiarity with ESD, EMI and Signal Integrity.Experience with advanced CMOS FinFET and GAA process nodes, including features, technology limitations and PPA tradeoffs.Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Locations

  • Singapore-Yishun

Skills Required

  • Cadence Virtuoso Schematic/Layout captureintermediate
  • ESDintermediate
  • advanced CMOS FinFETintermediate

Required Qualifications

  • MS or PhD in Electrical Engineering. (degree in phd in electrical engineering)
  • 6+ years of I/O or analog circuit design experience. (experience, 6 years)
  • Deep proficiency in Cadence Virtuoso Schematic/Layout capture and SPICE/Spectre circuit simulation. (experience)
  • Solid foundation in I/O protocols including GPIO, I2C, I3C, eMMC, RGMII and SPMI. (experience)
  • Familiarity with ESD, EMI and Signal Integrity. (experience)
  • Experience with advanced CMOS FinFET and GAA process nodes, including features, technology limitations and PPA tradeoffs. (experience)
  • If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence. (experience)

Responsibilities

  • Design of CMOS I/O, high-precision bandgap references, op-amps, comparators and power-on-reset circuits.
  • Run simulations to validate AC/DC performance, signal integrity, jitter and power.
  • Perform transistor reliability and EMIR analysis.
  • Work closely with layout teams to oversee physical design and verification.
  • Build Verilog, Synopsys Liberty and IBIS models.
  • Create and maintain detailed technical documentation, including datasheets, application notes and integration guides.
  • Support chip-level integration and silicon bring-up in test chips and customer products.

Target Your Resume for "I/O Design Engineer" , Broadcom

Get personalized recommendations to optimize your resume specifically for I/O Design Engineer. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "I/O Design Engineer" , Broadcom

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

GeneralGeneral

Answer 10 quick questions to check your fit for I/O Design Engineer @ Broadcom.

Quiz Challenge
10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.