MNC InsiderMNC Insider
Microsoft logo

Design Verification Engineer II

Microsoft

Design Verification Engineer II

full-timePosted: Aug 6, 2026Updated: Aug 27, 2026IN

Job Description

OverviewMicrosoft is a highly innovative company that collaborates across disciplines to produce cutting edge technology that changes our world. Microsoft’s Silicon team builds custom silicon for a diverse set of systems ranging from innovative consumer products like Xbox to high-performance Azure cloud servers, clients, and augmented reality. We are looking for a design verification engineer to work in the dynamic Microsoft Artificial Intelligence Silicon Engineering (AISiE) team. The candidate should be a highly motivated self-starter who will thrive in this cutting-edge technical environment. Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond. ResponsibilitiesThe AISiE silicon team is seeking a passionate, driven, and intellectually curious computer/electrical engineer to deliver premium-quality designs once considered impossible. We are responsible for delivering cutting-edge, custom IP and SoC designs that can perform complex and high-performance functions in an extremely efficient manner. Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios. Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry leading formal tools Develop tests using UVM or C/C++ Analyse and debug test failures with designers to deliver functionally correct design. Identify and write functional coverage for stimulus and corner cases. Close coverage to plug verification holes and meet tape out requirements. Qualifications3 or more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP’s knowledge of verification principles, testbenches, stimulus generation, and UVM or C++ based test environments. good understanding of computer architecture Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments Scripting language such as Python or Perl This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Locations

  • IN

Skills Required

  • verification principlesintermediate
  • debugging RTLintermediate

Required Qualifications

  • 3 or more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP’s (experience)
  • 3 or more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP’s (experience)
  • knowledge of verification principles, testbenches, stimulus generation, and UVM or C++ based test environments. (experience)
  • knowledge of verification principles, testbenches, stimulus generation, and UVM or C++ based test environments. (experience)
  • good understanding of computer architecture (experience)
  • good understanding of computer architecture (experience)
  • Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments (experience)
  • Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments (experience)
  • Scripting language such as Python or Perl (experience)
  • Scripting language such as Python or Perl (experience)
  • This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled. (experience)

Responsibilities

  • The AISiE silicon team is seeking a passionate, driven, and intellectually curious computer/electrical engineer to deliver premium-quality designs once considered impossible. We are responsible for delivering cutting-edge, custom IP and SoC designs that can perform complex and high-performance functions in an extremely efficient manner.
  • Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios.
  • Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios.
  • Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry leading formal tools
  • Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry leading formal tools
  • Develop tests using UVM or C/C++
  • Develop tests using UVM or C/C++
  • Analyse and debug test failures with designers to deliver functionally correct design.
  • Analyse and debug test failures with designers to deliver functionally correct design.
  • Identify and write functional coverage for stimulus and corner cases.
  • Identify and write functional coverage for stimulus and corner cases.
  • Close coverage to plug verification holes and meet tape out requirements.
  • Close coverage to plug verification holes and meet tape out requirements.

Benefits

  • general: Flexibility: Balance what matters—your work, your life, and your team—through trust, autonomy, and shared accountability
  • general: Growth: Stretch your skills, expand your impact, and grow with support that meets you where you are
  • general: Wellbeing: Support for your body, mind, and financial future—so you can stay energized and do your best work
  • general: Community PCS: Find your people, build your network, and feel supported every step of the way

Travel Requirements

Less than 25%

Target Your Resume for "Design Verification Engineer II" , Microsoft

Get personalized recommendations to optimize your resume specifically for Design Verification Engineer II. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "Design Verification Engineer II" , Microsoft

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

Silicon EngineeringHardware EngineeringSilicon EngineeringHardware Engineering

Answer 10 quick questions to check your fit for Design Verification Engineer II @ Microsoft.

Quiz Challenge
10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.