MNC InsiderMNC Insider
Microsoft logo

Principal Design Verification Engineer

Microsoft

Principal Design Verification Engineer

full-timePosted: Jul 16, 2026Updated: Aug 27, 2026Bengaluru, KA, IN

Job Description

OverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission. We are looking for a principal design verification engineer to work in the dynamic Microsoft Artificial Intelligence Silicon Engineering (AISiE) team. The candidate must be a highly motivated self-starter who will thrive in this cutting-edge technical environment. Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.#SCHIE INDIAResponsibilitiesThe AISiE silicon team is seeking a passionate, driven, and intellectually curious computer/electrical engineer to deliver premium-quality designs once considered impossible. We are responsible for delivering cutting-edge, custom IP and SoC designs that can perform complex and high-performance functions in an extremely efficient manner.- Own or lead verification of complex flows at the SOC, subsystem, or IP levels- Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios.- Learn about the design and interact with partner teams to define verification strategies and test plans- Develop verification environments and run and debug simulations to drive quality- Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals- innovate to improve verification efficiency through methodologies or tools- Coach and mentor others in your areas of expertise- Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & InclusionQualifications15 or more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP’s- Experience with verification for multiple product cycles from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff in UVM or C++- Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments- Scripting language such as Python or PerlPreferred Qualification:Hands on experience in Formal property verification- knowledge in high-speed protocols like DDR/HBM, PCIe, Ethernet- Experience of working on AI/ML SoCsJob Requirements: Other & Additional Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Locations

  • Bengaluru, KA, IN
  • Noida, UP, IN

Skills Required

  • debugging RTLintermediate
  • Formal property verificationintermediate

Required Qualifications

  • 15 or more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP’s (experience)
  • - Experience with verification for multiple product cycles from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff in UVM or C++ (experience)
  • - Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments (experience)
  • - Scripting language such as Python or Perl (experience)
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: (experience)
  • This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter (experience)
  • This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled. (experience)

Preferred Qualifications

  • Hands on experience in Formal property verification (experience)
  • - knowledge in high-speed protocols like DDR/HBM, PCIe, Ethernet (experience)
  • - Experience of working on AI/ML SoCs (experience)

Responsibilities

  • The AISiE silicon team is seeking a passionate, driven, and intellectually curious computer/electrical engineer to deliver premium-quality designs once considered impossible. We are responsible for delivering cutting-edge, custom IP and SoC designs that can perform complex and high-performance functions in an extremely efficient manner.
  • - Own or lead verification of complex flows at the SOC, subsystem, or IP levels
  • - Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios.
  • - Learn about the design and interact with partner teams to define verification strategies and test plans
  • - Develop verification environments and run and debug simulations to drive quality
  • - Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals
  • - innovate to improve verification efficiency through methodologies or tools
  • - Coach and mentor others in your areas of expertise
  • - Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion

Benefits

  • general: Flexibility: Balance what matters—your work, your life, and your team—through trust, autonomy, and shared accountability
  • general: Growth: Stretch your skills, expand your impact, and grow with support that meets you where you are
  • general: Wellbeing: Support for your body, mind, and financial future—so you can stay energized and do your best work
  • general: Community PCS: Find your people, build your network, and feel supported every step of the way

Travel Requirements

Less than 25%

Target Your Resume for "Principal Design Verification Engineer" , Microsoft

Get personalized recommendations to optimize your resume specifically for Principal Design Verification Engineer. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "Principal Design Verification Engineer" , Microsoft

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

Silicon EngineeringHardware EngineeringSilicon EngineeringHardware Engineering

Answer 10 quick questions to check your fit for Principal Design Verification Engineer @ Microsoft.

Quiz Challenge
10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.