Senior Design Verification Engineer
Microsoft
Senior Design Verification Engineer
Job Description
OverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission. As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the AI Silicon Engineering (AISiE) SoC Design Verification team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure. We are looking for a Senior Design Verification Engineer to join the team. #SCHIE ResponsibilitiesBuid, validate and automate emulation models with constant improvement in runtime efficiency. Preferred platforms include Zebu and Palladium. Develop complex verification environments and test suites, including pre-silicon functional verification at the block, chip, and system levels, reference modeling, and post-silicon validation. Collaborate with architects and design engineers to define verification plans, including strategy, test environments, and requirements for IP/Subsystem/SoC-level verification. Create and drive comprehensive test plans and develop tests to ensure full feature coverage. Design and implement technical solutions to address complex design and quality challenges. Develop verification components such as scoreboards, sequences, constrained random tests, assertions, and functional coverage models. Triage and debug failures in testbenches, simulations, and emulation environments. Develop Makefiles and automation scripts to enable scalable and efficient verification flows. Apply Agile methodologies, including participation in code reviews, sprint planning, and continuous integration practices. Collaborate effectively with cross-functional teams across multiple sites and geographiesQualificationsRequired Qualifications: Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience. Preferred Qualifications: 6+ years of experience in creating emulation and simulation environments, developing tests, and debugging for multiple silicon IP's or systems. 3+ years’ industry experience of chip and/or computer architecture. 3+ years industry experience in Verilog, C/C++, and scripting language such as Python, Ruby or Perl CPU or Graphics core verification experience Experience with hardware emulation or FPGAs. In depth knowledge of verification principles, testbenches, stimulus generation, System Verilog, UVM, and coverage closure. Experience with hardware design for embedded systems. Firmware development, with secure and non-secure boot flow. Design experience or ability to write synthesizable code. Software development experience. Communication skills. Other Requirements: Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable. Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year. Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:https://careers.microsoft.com/us/en/us-corporate-payThis position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.
Locations
- Mountain View, CA, US
- Hillsboro, OR, US
- Redmond, WA, US
- San Diego, CA, US
Salary
119,800 - 234,700 USD / yearly
Skills Required
- creating emulationintermediate
- Verilogintermediate
- hardware emulationintermediate
- verification principlesintermediate
- hardware design for embedded systemsintermediate
Required Qualifications
- Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience. (experience, 1 years)
- Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience. (experience, 1 years)
Preferred Qualifications
- 6+ years of experience in creating emulation and simulation environments, developing tests, and debugging for multiple silicon IP's or systems. (experience, 6 years)
- 6+ years of experience in creating emulation and simulation environments, developing tests, and debugging for multiple silicon IP's or systems. (experience, 6 years)
- 3+ years’ industry experience of chip and/or computer architecture. (experience, 3 years)
- 3+ years’ industry experience of chip and/or computer architecture. (experience, 3 years)
- 3+ years industry experience in Verilog, C/C++, and scripting language such as Python, Ruby or Perl (experience, 3 years)
- 3+ years industry experience in Verilog, C/C++, and scripting language such as Python, Ruby or Perl (experience, 3 years)
- CPU or Graphics core verification experience (experience)
- CPU or Graphics core verification experience (experience)
- Experience with hardware emulation or FPGAs. (experience)
- Experience with hardware emulation or FPGAs. (experience)
- In depth knowledge of verification principles, testbenches, stimulus generation, System Verilog, UVM, and coverage closure. (experience)
- In depth knowledge of verification principles, testbenches, stimulus generation, System Verilog, UVM, and coverage closure. (experience)
- Experience with hardware design for embedded systems. (experience)
- Experience with hardware design for embedded systems. (experience)
- Firmware development, with secure and non-secure boot flow. (experience)
- Firmware development, with secure and non-secure boot flow. (experience)
- Design experience or ability to write synthesizable code. (experience)
- Design experience or ability to write synthesizable code. (experience)
- Software development experience. (experience)
- Software development experience. (experience)
- Communication skills. (experience)
- Communication skills. (experience)
- Other Requirements: Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter. (experience)
- Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year. (experience)
- Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:https://careers.microsoft.com/us/en/us-corporate-pay (experience)
- This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled. (experience)
Responsibilities
- Buid, validate and automate emulation models with constant improvement in runtime efficiency. Preferred platforms include Zebu and Palladium.
- Buid, validate and automate emulation models with constant improvement in runtime efficiency. Preferred platforms include Zebu and Palladium.
- Develop complex verification environments and test suites, including pre-silicon functional verification at the block, chip, and system levels, reference modeling, and post-silicon validation.
- Develop complex verification environments and test suites, including pre-silicon functional verification at the block, chip, and system levels, reference modeling, and post-silicon validation.
- Collaborate with architects and design engineers to define verification plans, including strategy, test environments, and requirements for IP/Subsystem/SoC-level verification.
- Collaborate with architects and design engineers to define verification plans, including strategy, test environments, and requirements for IP/Subsystem/SoC-level verification.
- Create and drive comprehensive test plans and develop tests to ensure full feature coverage.
- Create and drive comprehensive test plans and develop tests to ensure full feature coverage.
- Design and implement technical solutions to address complex design and quality challenges.
- Design and implement technical solutions to address complex design and quality challenges.
- Develop verification components such as scoreboards, sequences, constrained random tests, assertions, and functional coverage models.
- Develop verification components such as scoreboards, sequences, constrained random tests, assertions, and functional coverage models.
- Triage and debug failures in testbenches, simulations, and emulation environments.
- Triage and debug failures in testbenches, simulations, and emulation environments.
- Develop Makefiles and automation scripts to enable scalable and efficient verification flows.
- Develop Makefiles and automation scripts to enable scalable and efficient verification flows.
- Apply Agile methodologies, including participation in code reviews, sprint planning, and continuous integration practices.
- Apply Agile methodologies, including participation in code reviews, sprint planning, and continuous integration practices.
- Collaborate effectively with cross-functional teams across multiple sites and geographies
- Collaborate effectively with cross-functional teams across multiple sites and geographies
Benefits
- general: Flexibility: Balance what matters—your work, your life, and your team—through trust, autonomy, and shared accountability
- general: Growth: Stretch your skills, expand your impact, and grow with support that meets you where you are
- general: Wellbeing: Support for your body, mind, and financial future—so you can stay energized and do your best work
- general: Community PCS: Find your people, build your network, and feel supported every step of the way
Travel Requirements
Less than 25%
Tags & Categories
Answer 10 quick questions to check your fit for Senior Design Verification Engineer @ Microsoft.
10 Questions
~2 Minutes
Instant Score