MNC InsiderMNC Insider
NVIDIA logo

Senior ASIC Power Management Micro Architect, Chip Design

NVIDIA

Senior ASIC Power Management Micro Architect, Chip Design

full-timePosted: Aug 20, 2026Updated: Aug 27, 2026Yokneam, Israel

Job Description

NVIDIA is the engine of modern AI and accelerated computing, and power efficiency sits at the heart of everything we build. We are looking for a Senior ASIC Design Engineer to join our Chip Design team and take ownership of Power Management IP — from micro-architecture definition all the way through to post-silicon enablement. You will be a key player in developing and enabling new technologies that scale across NVIDIA's product lines. If you are passionate about front-end micro-architecture and design and want to see your blocks come to life in silicon, we want to hear from you!What you'll be doing:Owning the front-end micro-architecture and design of Power Management IP ASIC blocks, from the IP definition phase through the full design cycle and into post-silicon bring-up and enablement.Serving as a key player in the development and enablement of new power management technologies across NVIDIA's product lines.Delivering high-quality, synthesizable RTL as part of the IP Chip Design team.Partnering closely with architecture, verification, physical design, and validation teams to drive successful tape-out and silicon bring-up.Leading post-silicon debug, characterization, and enablement activities to bring your blocks from concept to working silicon.What we need to see:BSc or MSc in Electrical Engineering, Computer Engineering, or a related field (or equivalent experience).12+ years of hands-on RTL design experience.Proven experience bringing a block from the development phase all the way through to post-silicon bring-up and enablement.Strong background in front-end ASIC micro-architecture and design.Solid command of the full IP/ASIC design flow, from definition through post-silicon.A collaborative mindset and the drive to be a key contributor within a world-class design team.Ways to stand out from the crowd:Hands-on experience with Power Management IP.A track record of contributing to new technology development and enablement.Deep post-silicon validation and debug expertise.Familiarity with low-power design techniques and methodologies.NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you!NVIDIA is committed to fostering a diverse work environment and is proud to be an equal opportunity employer. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, disability, or any other characteristic protected by law.

Locations

  • Yokneam, Israel
  • Tel Aviv, Israel

Responsibilities

  • Owning the front-end micro-architecture and design of Power Management IP ASIC blocks, from the IP definition phase through the full design cycle and into post-silicon bring-up and enablement.
  • Serving as a key player in the development and enablement of new power management technologies across NVIDIA's product lines.
  • Delivering high-quality, synthesizable RTL as part of the IP Chip Design team.
  • Partnering closely with architecture, verification, physical design, and validation teams to drive successful tape-out and silicon bring-up.
  • Leading post-silicon debug, characterization, and enablement activities to bring your blocks from concept to working silicon.
  • Owning the front-end micro-architecture and design of Power Management IP ASIC blocks, from the IP definition phase through the full design cycle and into post-silicon bring-up and enablement.
  • Serving as a key player in the development and enablement of new power management technologies across NVIDIA's product lines.
  • Delivering high-quality, synthesizable RTL as part of the IP Chip Design team.
  • Partnering closely with architecture, verification, physical design, and validation teams to drive successful tape-out and silicon bring-up.
  • Leading post-silicon debug, characterization, and enablement activities to bring your blocks from concept to working silicon.

Target Your Resume for "Senior ASIC Power Management Micro Architect, Chip Design" , NVIDIA

Get personalized recommendations to optimize your resume specifically for Senior ASIC Power Management Micro Architect, Chip Design. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "Senior ASIC Power Management Micro Architect, Chip Design" , NVIDIA

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

GeneralGeneral

Answer 10 quick questions to check your fit for Senior ASIC Power Management Micro Architect, Chip Design @ NVIDIA.

Quiz Challenge
10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.