MNC InsiderMNC Insider
NVIDIA logo

Senior Full Chip Layout and Physical Verification CAD Engineer

NVIDIA

Senior Full Chip Layout and Physical Verification CAD Engineer

full-timePosted: Jul 28, 2026Updated: Aug 27, 2026Yokneam, Israel

Job Description

NVIDIA is looking for best-in-class Physical Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.What you'll be doing:You will be in charge of developing full-chip physical design methodologies, Physical Verification development and support through all the projects, Tapeout activities for implementation of networking chips and SOCs.Work closely with Full Chip Layout owners and block owners, project managers to assure high quality and timely convergence.Come up with unique and creative solutions to the state of the art FCL physical design problems that are needed for our chips.We expect you to run, debug, and approve Physical Verification flows across multiple projects, ensuring strict adherence to our high standards.Participating and developing flow and tool methodologies for fullchip, physical design verification across multiple projects.What we need to see:B.SC./ M.SC. in Electrical Engineering/Computer Engineering (or equivalent experience).You should have at least 5+ years of hands-on Full-chip layout and Physical Verification experience, demonstrating your proven expertise.A strong background in Physical Verification methodology, including DRC / LVS / ANT / ERC / DFM in advanced process nodes is necessary.Proficiency using Python, Tcl, Shell, Make scripting.Experience in Linux environments.AI tools orientation or alternatively a desire to learn.Familiarity with physical build EDA tools, including Synopsys (ICC2/FC) and Cadence (Innovus).Familiarity with Physical Verification tools: Synopsys (ICV), Siemens (Calibre) Self-motivation, attention to detail, and good interpersonal skills. Ways to stand out from the crowd:Experience with data collection and analysisExperience in methodology definition / flow owner of Full-chip / Place and Route Great teammate.Ownership, self-learning skills, and ability to work autonomously.NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking people in the world working for us. Are you a creative and autonomous engineer who loves a challenge? Are you ready to become the engineer you always wanted to be? Come and be part of the best physical design team in the industry!

Locations

  • Yokneam, Israel
  • Tel Aviv, Israel

Responsibilities

  • You will be in charge of developing full-chip physical design methodologies, Physical Verification development and support through all the projects, Tapeout activities for implementation of networking chips and SOCs.
  • Work closely with Full Chip Layout owners and block owners, project managers to assure high quality and timely convergence.
  • Come up with unique and creative solutions to the state of the art FCL physical design problems that are needed for our chips.
  • We expect you to run, debug, and approve Physical Verification flows across multiple projects, ensuring strict adherence to our high standards.
  • Participating and developing flow and tool methodologies for fullchip, physical design verification across multiple projects.
  • You will be in charge of developing full-chip physical design methodologies, Physical Verification development and support through all the projects, Tapeout activities for implementation of networking chips and SOCs.
  • Work closely with Full Chip Layout owners and block owners, project managers to assure high quality and timely convergence.
  • Come up with unique and creative solutions to the state of the art FCL physical design problems that are needed for our chips.
  • We expect you to run, debug, and approve Physical Verification flows across multiple projects, ensuring strict adherence to our high standards.
  • Participating and developing flow and tool methodologies for fullchip, physical design verification across multiple projects.

Target Your Resume for "Senior Full Chip Layout and Physical Verification CAD Engineer" , NVIDIA

Get personalized recommendations to optimize your resume specifically for Senior Full Chip Layout and Physical Verification CAD Engineer. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "Senior Full Chip Layout and Physical Verification CAD Engineer" , NVIDIA

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

GeneralGeneral

Answer 10 quick questions to check your fit for Senior Full Chip Layout and Physical Verification CAD Engineer @ NVIDIA.

Quiz Challenge
10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.