MNC InsiderMNC Insider

Principal IC Design Verification Engineer

NXP Semiconductors

Principal IC Design Verification Engineer

full-timePosted: Aug 2, 2026Updated: Sep 1, 2026Kanata

Job Description

Join a highly experienced R&D team dedicated to developing Intellectual Property (IP) for advanced microcontrollers and microprocessors. This team focuses on creating a networking switch and network controller IP core (NETC) that supports the latest TSN standards, forming the networking foundation for NXP's latest microcontrollers, processors, and switches. The IP developed by this team underpins a product portfolio generating billions of USD in annual revenue. The chips you help develop are likely found in the car you drive, the smart devices in your home, and the factories producing the goods you use.Part of AI and Chip Engineering (ACE), a central design organization within NXP, developing products for multiple business lines in Automotive, Internet of Things (IoT), Networking, and Radio Frequency products. Our expertise spans hardware engineering, including architecture, IP, and full SoC design.Job DescriptionWe are seeking a highly motivated Design Verification Engineer with a relentless drive to excel and make a significant impact. Our team offers innovative thinking, engineering expertise, and sustained market leadership in embedded processing. By joining us, you will work with the advanced platforms that NXP delivers to major players in the automotive, industrial, edge, and telecommunication markets, featuring multiple processing cores and high-performance networking accelerators integrated on the same silicon chip.Responsibilities:Architect, design, implement, and verify breakthrough Ethernet/networking IP to be integrated into next-generation SoCs for automotive, industrial, and edge computing markets.Responsible for the architecture, design, and implementation of UVM Verification of hardware IP & System on Chip (SoC) products.Perform thorough trade-off analysis on performance and complexity.Work closely with IP architecture, design, and verification teams on planning and execution to ensure the IP is delivered on time and with the highest quality.Produce quality documentation for all phases of the project, including detailed IP functional and implementation specifications.Build the directed and random verification testsDebug test failures to determine the root cause; work with architect and design engineers to resolve defects and correct issuesReview functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirementsProactively drive continuous improvement in design and verification methodology.Job Qualifications:10+ years of experience in IP & System on Chip (SoC) products.Thorough knowledge and expertise in System Verilog and UVM Verification.Strong understanding of IP & SoC development methodology and proficiency in verification tools.Strong Experience in EDA tools and scripting (Python, TCL, Perl, Makefile, Shell) used to build tools and flows for verification environmentsStrong Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycleExperience with revision control systems like GitFamiliarity with hardware and software implementation trade-offs.Focus on quality results with proven problem-solving abilities.Algorithm development experience.Strong interpersonal, communication, and documentation skills.Dynamic team player.Bachelor's degree in Computer Science, Engineering, or a related field.Highly Desirable Skills:Familiarity with Formal and Functional Safety Verification.Knowledge of state-of-the-art networking technologies, including TCP/IP protocols.Experience with data products such as routers, bridges, and switches.Security/cryptography experience.Please note that the base salary range (OR hourly rate) is a guideline, and individual total compensation may vary based on a number of factors such as qualifications, skill level, work location, and other business and organizational needs. This base pay range is specific to roles in our Canada locations and is not applicable to other locations. A reasonable estimate of the base salary range as of the date of this posting is: $137,800 to $189,000 CAD.More information about NXP in Canada...#LI-6692

Locations

  • Kanata

Salary

137,800 - 189,000 USD / yearly

Skills Required

  • IP & System on Chipintermediate
  • System Verilogintermediate
  • verification toolsintermediate
  • EDA toolsintermediate
  • architectingintermediate
  • revision control systems like Gitintermediate
  • hardwareintermediate
  • Formalintermediate
  • state-of-the-art networking technologiesintermediate
  • data products such as routersintermediate

Required Qualifications

  • 10+ years of experience in IP & System on Chip (SoC) products. (experience, 10 years)
  • Thorough knowledge and expertise in System Verilog and UVM Verification. (experience)
  • Strong understanding of IP & SoC development methodology and proficiency in verification tools. (experience)
  • Strong Experience in EDA tools and scripting (Python, TCL, Perl, Makefile, Shell) used to build tools and flows for verification environments (experience)
  • Strong Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle (experience)
  • Experience with revision control systems like Git (experience)
  • Familiarity with hardware and software implementation trade-offs. (experience)
  • Focus on quality results with proven problem-solving abilities. (experience)
  • Algorithm development experience. (experience)
  • Strong interpersonal, communication, and documentation skills. (experience)
  • Dynamic team player. (experience)
  • Bachelor's degree in Computer Science, Engineering, or a related field. (degree in computer science)
  • 10+ years of experience in IP & System on Chip (SoC) products. (experience, 10 years)
  • Thorough knowledge and expertise in System Verilog and UVM Verification. (experience)
  • Strong understanding of IP & SoC development methodology and proficiency in verification tools. (experience)
  • Strong Experience in EDA tools and scripting (Python, TCL, Perl, Makefile, Shell) used to build tools and flows for verification environments (experience)
  • Strong Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle (experience)
  • Experience with revision control systems like Git (experience)
  • Familiarity with hardware and software implementation trade-offs. (experience)
  • Focus on quality results with proven problem-solving abilities. (experience)
  • Algorithm development experience. (experience)
  • Strong interpersonal, communication, and documentation skills. (experience)
  • Dynamic team player. (experience)
  • Bachelor's degree in Computer Science, Engineering, or a related field. (degree in computer science)

Preferred Qualifications

  • Familiarity with Formal and Functional Safety Verification. (experience)
  • Knowledge of state-of-the-art networking technologies, including TCP/IP protocols. (experience)
  • Experience with data products such as routers, bridges, and switches. (experience)
  • Security/cryptography experience. (experience)
  • Familiarity with Formal and Functional Safety Verification. (experience)
  • Knowledge of state-of-the-art networking technologies, including TCP/IP protocols. (experience)
  • Experience with data products such as routers, bridges, and switches. (experience)
  • Security/cryptography experience. (experience)
  • Please note that the base salary range (OR hourly rate) is a guideline, and individual total compensation may vary based on a number of factors such as qualifications, skill level, work location, and other business and organizational needs. This base pay range is specific to roles in our Canada locations and is not applicable to other locations. A reasonable estimate of the base salary range as of the date of this posting is: $137,800 to $189,000 CAD. (experience)
  • More information about NXP in Canada... (experience)

Responsibilities

  • Architect, design, implement, and verify breakthrough Ethernet/networking IP to be integrated into next-generation SoCs for automotive, industrial, and edge computing markets.
  • Responsible for the architecture, design, and implementation of UVM Verification of hardware IP & System on Chip (SoC) products.
  • Perform thorough trade-off analysis on performance and complexity.
  • Work closely with IP architecture, design, and verification teams on planning and execution to ensure the IP is delivered on time and with the highest quality.
  • Produce quality documentation for all phases of the project, including detailed IP functional and implementation specifications.
  • Build the directed and random verification tests
  • Debug test failures to determine the root cause; work with architect and design engineers to resolve defects and correct issues
  • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements
  • Proactively drive continuous improvement in design and verification methodology.
  • Architect, design, implement, and verify breakthrough Ethernet/networking IP to be integrated into next-generation SoCs for automotive, industrial, and edge computing markets.
  • Responsible for the architecture, design, and implementation of UVM Verification of hardware IP & System on Chip (SoC) products.
  • Perform thorough trade-off analysis on performance and complexity.
  • Work closely with IP architecture, design, and verification teams on planning and execution to ensure the IP is delivered on time and with the highest quality.
  • Produce quality documentation for all phases of the project, including detailed IP functional and implementation specifications.
  • Build the directed and random verification tests
  • Debug test failures to determine the root cause; work with architect and design engineers to resolve defects and correct issues
  • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements
  • Proactively drive continuous improvement in design and verification methodology.

Target Your Resume for "Principal IC Design Verification Engineer" , NXP Semiconductors

Get personalized recommendations to optimize your resume specifically for Principal IC Design Verification Engineer. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "Principal IC Design Verification Engineer" , NXP Semiconductors

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

GeneralGeneral

Answer 10 quick questions to check your fit for Principal IC Design Verification Engineer @ NXP Semiconductors.

Quiz Challenge
10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.