MNC InsiderMNC Insider

STA methodology engineer

NXP Semiconductors

STA methodology engineer

full-timePosted: Aug 2, 2026Updated: Sep 1, 2026Bangalore

Job Description

Job Title: STA Methodology EngineerTeam: CTO-DE-FDIP-Logic LibrariesLocation: BengaluruExperience Level: 10–12 YearsEmployment Type: Full-TimeRole Overview:We are seeking a highly skilled and experienced STA Methodology Engineer to join our CTO-DE-FDIP-Logic Libraries team. In this role, you will be responsible for benchmarking various logic libraries across multiple technology nodes (40nm, 14nm, 10nm, 7nm, 5nm) using synthesis and PNR-based flows on real-world chips and blocks. You will collaborate closely with Timing Methodology and Signoff teams to ensure robust and efficient STA methodologies.Key Responsibilities:Benchmark logic libraries across advanced technology nodes using synthesis and PNR flows.Collaborate with cross-functional teams to validate and refine timing constraints.Develop and maintain benchmarking frameworks for constraint validation and STA methodology evaluation.Perform comprehensive STA including timing analysis, DRCs, annotation issues, multivoltage flow enablement, noise and crosstalk analysis using Logic Libraries Integration flow checks.Contribute to the development and automation of STA flows and methodologies.Required Qualifications:Bachelor’s or Master’s degree in Electrical or Electronics Engineering.10–12 years of hands-on experience in STA, with proven tape-out experience as a block owner or lead.Deep understanding of STA concepts, timing constraints, and closure methodologies at both block and SoC levels.Proficient in handling timing-related issues such as DRCs, annotation, multivoltage flows, noise, and crosstalk.Strong collaboration skills and ability to work across teams to drive methodology improvements.Preferred Skills:Proficiency in Python scripting.Overview/understanding of AI/GenAI would be added advantage.Experience in developing or enhancing STA flow automation.Familiarity with industry-standard EDA tools and flows.Soft Skills:Self-motivated with a proactive approach to problem-solving.Strong communication and interpersonal skills.Ability to work independently and as part of a global team.More information about NXP in India...#LI-f91b

Locations

  • Bangalore

Skills Required

  • STAintermediate
  • handling timing-related issues such as DRCsintermediate
  • Python scriptingintermediate
  • developingintermediate
  • industry-standard EDA toolsintermediate

Required Qualifications

  • Bachelor’s or Master’s degree in Electrical or Electronics Engineering. (degree in master)
  • 10–12 years of hands-on experience in STA, with proven tape-out experience as a block owner or lead. (experience, 12 years)
  • Deep understanding of STA concepts, timing constraints, and closure methodologies at both block and SoC levels. (experience)
  • Proficient in handling timing-related issues such as DRCs, annotation, multivoltage flows, noise, and crosstalk. (experience)
  • Strong collaboration skills and ability to work across teams to drive methodology improvements. (experience)

Preferred Qualifications

  • Proficiency in Python scripting. (experience)
  • Overview/understanding of AI/GenAI would be added advantage. (experience)
  • Experience in developing or enhancing STA flow automation. (experience)
  • Familiarity with industry-standard EDA tools and flows. (experience)

Responsibilities

  • Benchmark logic libraries across advanced technology nodes using synthesis and PNR flows.
  • Collaborate with cross-functional teams to validate and refine timing constraints.
  • Develop and maintain benchmarking frameworks for constraint validation and STA methodology evaluation.
  • Perform comprehensive STA including timing analysis, DRCs, annotation issues, multivoltage flow enablement, noise and crosstalk analysis using Logic Libraries Integration flow checks.
  • Contribute to the development and automation of STA flows and methodologies.

Target Your Resume for "STA methodology engineer" , NXP Semiconductors

Get personalized recommendations to optimize your resume specifically for STA methodology engineer. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "STA methodology engineer" , NXP Semiconductors

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

GeneralGeneral

Answer 10 quick questions to check your fit for STA methodology engineer @ NXP Semiconductors.

Quiz Challenge
10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.