MNC InsiderMNC Insider
Samsung Electronics logo

Defect Reduction Engineer

Samsung Electronics

Defect Reduction Engineer

full-timePosted: Aug 11, 2026Updated: Aug 28, 2026USA, TX, Austin, 12100 Samsung Blvd

Job Description

About Samsung Austin SemiconductorSamsung is a world leader in advanced semiconductor technology, founded on the belief that the pursuit of excellence creates a better world. At Samsung Austin Semiconductor, we are Innovating Today to Power the Devices of Tomorrow. Come innovate with us!Position SummaryAs a Defect Reduction Engineer, the candidate will support defect control and reduction work in a high volume 24x7 manufacturing environment, on purpose to achieve yield and performance goals.Role and ResponsibilitiesHere's what you'll be responsible for:Supporting New Product Introduction (NPI) as the Defect Reduction representative: attending meetings, presenting inline inspection strategy & methodology, supporting GPM set up, spec audits, and comparison, evaluating unit part process changes and tool spreads in terms of inline and NPW defectivity data. Performing fab process/tool trend data and correlation analysis to identify dog tools, trace defects to root cause, and rapidly take action to prevent inline process excursions.Working cross-functionally with YE/PIE/UP to evaluate defect data on BKMs & projects, excursion monitoring & control, SWLY reduction.Establishing FCC (Failed Chip Count) and trend monitoring plans for new technology introductions and ramps (14nm & foundry) and existing legacy production nodes (45nm/32nm/28nm) in order to achieve yield and performance goals, and support on weekly module meetings & activities.Responding to foundry customer requests and delivering the data & analysis to meet expectation. Supporting new technology and process transfer projects from Samsung HQ (South Korea).Skills and QualificationsHere's what you'll need: Requires a Bachelor's degree in Electrical, Chemical, Mechanical Engineering, Material Science, Chemistry, Physics or related technical fields. Requires a minimum of 10 years of Semiconductor process engineering experience in defect monitor and reduction.Experience in leading logic technology (45nm or below) development is strongly preferred. Relevant experience in advanced defect inspection and review tools (bright field, dark field, e-beam, Vis-edge…etc) is strongly preferred.Knowledge of Klarity Defect (or similar) software and its application in a semiconductor processing environment is useful.Working knowledge in SPC and DOE methodology is requiredExcellent communication skills (written, verbal and presentation) and experience as a contributing member of cross functional teams is requiredStrong data mining, troubleshooting skills and an energetic self-starter personality preferred.Strong organizational skills to manage multiple tasks and able to react to shifting priorities. Ability to meet deadlines, schedules and commitments is required.The current base salary range for this role is between $76,000- $145,000. Individual base pay rates will depend on factors including duties, work location, education, skills, qualifications and experience. Total compensation for this position will include a competitive benefits package and may include participation in company incentive compensation programs, which are based on factors to include organizational and individual performance. Total RewardsAt Samsung Austin Semiconductor, base pay is just one part of our total compensation package. The base compensation for this role will depend on education, experience, skills, and location.We offer a comprehensive benefits package, including:Medical, dental, and vision insuranceLife insurance and 401(k) matching with immediate vestingOnsite café(s) and workout facilitiesPaid maternity and paternity leavePaid time off (PTO) + 2 personal holidays and 10 regular holidaysWellness incentives and MORE Eligible full-time employees (salaried or hourly) may also receive MBO bonuses based on company, division, and individual performance.All positions at Samsung Austin Semiconductor are full-time on-site.U.S. Export Control ComplianceThis role may require access to information subject to U.S. export control laws. Applicants must be authorized to access such information or eligible for government authorization.Trade Secrets Notice By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.* Samsung Electronics America, Inc. and its subsidiaries are committed to Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.

Locations

  • USA, TX, Austin, 12100 Samsung Blvd

Salary

76,000 - 145,000 USD / yearly

Skills Required

  • defect monitorintermediate
  • leading logic technologyintermediate
  • advanced defect inspectionintermediate
  • Klarity Defectintermediate

Required Qualifications

  • Requires a Bachelor's degree in Electrical, Chemical, Mechanical Engineering, Material Science, Chemistry, Physics or related technical fields. (degree in electrical)
  • Requires a minimum of 10 years of Semiconductor process engineering experience in defect monitor and reduction. (experience, 10 years)
  • Experience in leading logic technology (45nm or below) development is strongly preferred. (experience)
  • Relevant experience in advanced defect inspection and review tools (bright field, dark field, e-beam, Vis-edge…etc) is strongly preferred. (experience)
  • Knowledge of Klarity Defect (or similar) software and its application in a semiconductor processing environment is useful. (experience)
  • Working knowledge in SPC and DOE methodology is required (experience)
  • Excellent communication skills (written, verbal and presentation) and experience as a contributing member of cross functional teams is required (experience)
  • Strong data mining, troubleshooting skills and an energetic self-starter personality preferred. (experience)
  • Strong organizational skills to manage multiple tasks and able to react to shifting priorities. (experience)
  • Ability to meet deadlines, schedules and commitments is required. (experience)
  • The current base salary range for this role is between $76,000- $145,000. Individual base pay rates will depend on factors including duties, work location, education, skills, qualifications and experience. Total compensation for this position will include a competitive benefits package and may include participation in company incentive compensation programs, which are based on factors to include organizational and individual performance. (experience)
  • Total RewardsAt Samsung Austin Semiconductor, base pay is just one part of our total compensation package. The base compensation for this role will depend on education, experience, skills, and location. (experience)

Responsibilities

  • Supporting New Product Introduction (NPI) as the Defect Reduction representative: attending meetings, presenting inline inspection strategy & methodology, supporting GPM set up, spec audits, and comparison, evaluating unit part process changes and tool spreads in terms of inline and NPW defectivity data.
  • Performing fab process/tool trend data and correlation analysis to identify dog tools, trace defects to root cause, and rapidly take action to prevent inline process excursions.
  • Working cross-functionally with YE/PIE/UP to evaluate defect data on BKMs & projects, excursion monitoring & control, SWLY reduction.
  • Establishing FCC (Failed Chip Count) and trend monitoring plans for new technology introductions and ramps (14nm & foundry) and existing legacy production nodes (45nm/32nm/28nm) in order to achieve yield and performance goals, and support on weekly module meetings & activities.
  • Responding to foundry customer requests and delivering the data & analysis to meet expectation.
  • Supporting new technology and process transfer projects from Samsung HQ (South Korea).
  • Supporting New Product Introduction (NPI) as the Defect Reduction representative: attending meetings, presenting inline inspection strategy & methodology, supporting GPM set up, spec audits, and comparison, evaluating unit part process changes and tool spreads in terms of inline and NPW defectivity data.
  • Performing fab process/tool trend data and correlation analysis to identify dog tools, trace defects to root cause, and rapidly take action to prevent inline process excursions.
  • Working cross-functionally with YE/PIE/UP to evaluate defect data on BKMs & projects, excursion monitoring & control, SWLY reduction.
  • Establishing FCC (Failed Chip Count) and trend monitoring plans for new technology introductions and ramps (14nm & foundry) and existing legacy production nodes (45nm/32nm/28nm) in order to achieve yield and performance goals, and support on weekly module meetings & activities.
  • Responding to foundry customer requests and delivering the data & analysis to meet expectation.
  • Supporting new technology and process transfer projects from Samsung HQ (South Korea).

Benefits

  • general: Medical, dental, and vision insurance
  • general: Life insurance and 401(k) matching with immediate vesting
  • general: Onsite café(s) and workout facilities
  • general: Paid maternity and paternity leave
  • general: Paid time off (PTO) + 2 personal holidays and 10 regular holidays
  • general: Wellness incentives and MORE
  • general: Medical, dental, and vision insurance
  • general: Life insurance and 401(k) matching with immediate vesting
  • general: Onsite café(s) and workout facilities
  • general: Paid maternity and paternity leave
  • general: Paid time off (PTO) + 2 personal holidays and 10 regular holidays
  • general: Wellness incentives and MORE
  • general: Eligible full-time employees (salaried or hourly) may also receive MBO bonuses based on company, division, and individual performance.
  • general: All positions at Samsung Austin Semiconductor are full-time on-site.
  • general: U.S. Export Control ComplianceThis role may require access to information subject to U.S. export control laws. Applicants must be authorized to access such information or eligible for government authorization.
  • general: Trade Secrets Notice By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.
  • general: * Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.
  • general: * Samsung Electronics America, Inc. and its subsidiaries are committed to Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.

Target Your Resume for "Defect Reduction Engineer" , Samsung Electronics

Get personalized recommendations to optimize your resume specifically for Defect Reduction Engineer. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "Defect Reduction Engineer" , Samsung Electronics

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

GeneralGeneral

Answer 10 quick questions to check your fit for Defect Reduction Engineer @ Samsung Electronics.

Quiz Challenge
10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.