MNC InsiderMNC Insider
Samsung Electronics logo

IP RTL Design Engineer

Samsung Electronics

IP RTL Design Engineer

full-timePosted: Jul 29, 2026Updated: Aug 28, 2026India, Bangalore, Goldstone, SSIR

Job Description

Position SummaryAbout Samsung Semiconductor India Research (SSIR)With a wide range of industry-leading semiconductor solutions, we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile SoCs, Storage Solutions, AI/ML, 5G/ 6G solutions, Neural processors, Serial Interfaces, Multimedia IPs and much more. As one of the largest R&D centers outside Korea for Samsung Electronics, we take pride in our ability to work on some of the cutting edge technologies. Our engineers get to work across diverse domains, projects, products, clients, people and countries, and conduct research in new and emerging technology areas. Innovation and creativity are highly valued at this innovation hub, as we strive towards providing high reliability; high performance and value added services that enable Samsung Electronics deliver world-class products.Role and ResponsibilitiesSamsung Semiconductor India Research (SSIR) is seeking an experienced RTL/Logic Design Engineer to join the Memory PHY IP development team. The role will focus on the development of HBM, LPDDR PHY projects, delivering high‑performance PHY IP for our customers and providing post‑silicon support.Write, verify, and maintain synthesizable RTL for LPDDR PHY blocks- Write SDC constraints, synthesize and ensure timing closure.- Setup and run IPXACT, LINT, CDC, SDC, PreSTA, DFT and ATPG checks- Support silicon validation bring-up and debug post-silicon issues- Work closely with internal and external customers to understand requirements and timely deliverablesRequired Qualifications:- 4 years of full‑cycle RTL/logic design experience, preferably in memory‑PHY or high‑speed interface IP.- Strong RTL coding background (Verilog/SystemVerilog)- Proficiency with QC tools such as LINT, CDC, DFT, ATPG- Experience in SDC creation, Synthesis & STA- Prior work on LPDDR, HBM PHY projects is preferredSkills and QualificationsExperience – 4 to 10 Years of experienceQualificationsB.Tech/B.E/M.Tech/M.EDisclaimerSamsung Semiconductor India Research (SSIR), a division of Samsung R&D India - Bangalore Pvt. Ltd is dedicated to employing a diverse workforce and providing Equal Employment Opportunity to all individuals, regardless of their religion, gender, age, marital status, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.

Locations

  • India, Bangalore, Goldstone, SSIR

Skills Required

  • QC tools such as LINTintermediate
  • SDC creationintermediate

Required Qualifications

  • - 4 years of full‑cycle RTL/logic design experience, preferably in memory‑PHY or high‑speed interface IP. (experience, 4 years)
  • - Strong RTL coding background (Verilog/SystemVerilog) (experience)
  • - Proficiency with QC tools such as LINT, CDC, DFT, ATPG (experience)
  • - Experience in SDC creation, Synthesis & STA (experience)
  • B.Tech/B.E/M.Tech/M.E (experience)
  • B.Tech/B.E/M.Tech/M.E (experience)

Responsibilities

  • Samsung Semiconductor India Research (SSIR) is seeking an experienced RTL/Logic Design Engineer to join the Memory PHY IP development team. The role will focus on the development of HBM, LPDDR PHY projects, delivering high‑performance PHY IP for our customers and providing post‑silicon support.
  • Write, verify, and maintain synthesizable RTL for LPDDR PHY blocks
  • - Write SDC constraints, synthesize and ensure timing closure.
  • - Setup and run IPXACT, LINT, CDC, SDC, PreSTA, DFT and ATPG checks
  • - Support silicon validation bring-up and debug post-silicon issues
  • - Work closely with internal and external customers to understand requirements and timely deliverables

Target Your Resume for "IP RTL Design Engineer" , Samsung Electronics

Get personalized recommendations to optimize your resume specifically for IP RTL Design Engineer. Takes only 15 seconds!

AI-powered keyword optimization
Skills matching & gap analysis
Experience alignment suggestions

Check Your ATS Score for "IP RTL Design Engineer" , Samsung Electronics

Find out how well your resume matches this job's requirements. Get comprehensive analysis including ATS compatibility, keyword matching, skill gaps, and personalized recommendations.

ATS compatibility check
Keyword optimization analysis
Skill matching & gap identification
Format & readability score

Tags & Categories

GeneralGeneral

Answer 10 quick questions to check your fit for IP RTL Design Engineer @ Samsung Electronics.

Quiz Challenge
10 Questions
~2 Minutes
Instant Score

Related Books and Jobs

No related jobs found at the moment.